

WHAT IS CLAIMED IS:

1. A microprocessor comprising:

5 a plurality of execution units each configured to execute instructions;

an instruction dispatch circuit configured to dispatch said instructions for execution by
said plurality of execution units;

10 a power management control unit coupled to said instruction dispatch circuit, wherein
said power management unit includes a programmable unit for storing a particular
value specifying a reduced power mode;

15 wherein said instruction dispatch circuit is configured to convey instructions to a
restricted number of said plurality of execution units in response to said particular
value being stored in said programmable unit.

2. A microprocessor as recited in Claim 1 wherein said instruction dispatch circuit
comprises an instruction alignment unit.

20 3. The microprocessor as recited in Claim 1 wherein each of said plurality of execution units
is configured to execute integer instructions.

25 4. The microprocessor as recited in Claim 1 wherein each of said plurality of execution units
is included within a corresponding execution pipeline.

30 5. The microprocessor as recited in Claim 4 wherein each corresponding execution pipeline
includes a decode unit coupled to receive instructions from said instruction dispatch
circuit and a reservation station coupled to receive a decoded instruction from said
decoder.

6. The microprocessor as recited in Claim 1 further comprising a floating-point scheduler coupled to receive floating-point instructions dispatched from said instruction dispatcher.

7. The microprocessor as recited in Claim 6 further comprising at least one floating-point execution pipeline coupled to receive said floating-point instructions from said floating-point scheduler.

8. The microprocessor as recited in Claim 7 wherein said power management control unit is further configured to be programmed in a floating-point power reduced mode, wherein said floating-point scheduler is configured to stall dispatch of selected floating-point instructions to said at least one floating-point execution pipeline in response to said reduced floating-point power mode.

9. The microprocessor as recited in Claim 8 wherein said power management control unit is configured to cause said floating-point scheduler to stall dispatch of selected floating-point instructions to said at least one floating-point execution pipeline during selected cycles.

10. A microprocessor comprising:

at least one execution unit configured to execute instructions;

an instruction dispatch circuit configured to dispatch said instructions for execution by said at least one execution unit;

a power management control unit coupled to said instruction dispatch circuit, wherein said power management unit includes a programmable unit for storing information corresponding to a reduced power mode;

wherein said instruction dispatch circuit is configured to stall dispatch of selected instructions to said at least one execution unit upon certain dispatch cycles in response to said information being stored in said programmable unit.

11. The microprocessor as recited in Claim 10 wherein said at least one execution unit includes at least two execution units coupled in a parallel, superscalar configuration.
12. The microprocessor as recited in Claim 1 wherein said programmable unit includes a counter containing a value that is modified upon each dispatch cycle, wherein a particular value of said counter controls the stall of said selected instructions.
13. A microprocessor as recited in Claim 10 wherein said instruction dispatch circuit comprises an instruction alignment unit.
14. The microprocessor as recited in Claim 10 wherein each of said plurality of execution units is configured to execute integer instructions.
15. The microprocessor as recited in Claim 10 wherein each of said plurality of execution units is included within a corresponding execution pipeline.
16. The microprocessor as recited in Claim 15 wherein each corresponding execution pipeline includes a decode unit coupled to receive instructions from said instruction dispatch circuit and a reservation station coupled to receive a decoded instruction from said decoder.
17. The microprocessor as recited in Claim 10 further comprising a floating-point scheduler coupled to receive floating-point instructions dispatched from said instruction dispatcher.

18. The microprocessor as recited in Claim 17 further comprising at least one floating-point execution pipeline coupled to receive said floating-point instructions from said floating-point scheduler.

19. The microprocessor as recited in Claim 18 wherein said power management control unit is further configured to be programmed in a floating-point power reduced mode, wherein said floating-point scheduler is configured to stall dispatch of selected floating-point instructions to said at least one floating-point execution pipeline in response to said reduced floating-point power mode.

20. The microprocessor as recited in Claim 19 wherein said power management control unit is configured to cause said floating-point scheduler to stall dispatch of said selected floating-point instructions to said at least one floating-point execution pipeline during selected cycles.

21. A microprocessor comprising:

a processor subunit configured to perform a designated functionality during each of a plurality of successive processing cycles; and

a power management control unit coupled to said processor sub-unit, wherein said power management control unit is configured to cause said processor sub--unit to stall during selected processing cycles in response to said power management unit being programmed in a reduced power mode.

22. The microprocessor as recited in Claim 21 wherein said processor sub-unit comprises a cache memory.

23. The microprocessor as recited in Claim 22 wherein said cache memory is an instruction cache coupled to provide instructions to at least one execution pipeline.